| 2 |
- |
1 |
This directory contains source code for two PowerPC ports,
|
|
|
2 |
|
|
|
3 |
The kernel made with
|
|
|
4 |
mk 'CONF=blast'
|
|
|
5 |
is an 8260 kernel. The 8260 (PowerQuick II) is an embedded PowerPC
|
|
|
6 |
with on-chip DMA, Uart, Ethernet, ATM controllers and a few other things.
|
|
|
7 |
|
|
|
8 |
The 8260-specific code is in m8260.c (no surprises there) and in the
|
|
|
9 |
device drivers for SMC uart (uartsmc.c) and FCC ethernet (etherfcc.c).
|
|
|
10 |
|
|
|
11 |
The kernel made with
|
|
|
12 |
mk 'CONF=ucu'
|
|
|
13 |
is a PowerPC 750/755 kernel using the saturn chip for Ether and Uart.
|
|
|
14 |
|
|
|
15 |
We run both kernels on Lucent proprietary boards, but the kernels are
|
|
|
16 |
pretty generic. On a different board, the ports may be hooked up differently,
|
|
|
17 |
the clocks may be running at different speeds, the memory banks may be
|
|
|
18 |
configured differently and this will require tweaking the Ethernet setup,
|
|
|
19 |
Uart setup, Memory bank setup and several other things as well.
|
|
|
20 |
|
|
|
21 |
There is 8260 and Ucu specific code in l.s too (lucu.s and lblast.s).
|
|
|
22 |
These differences primarily concern the state of the system at bootup.
|
|
|
23 |
In the case of the ucu, virtual memory is already on when the kernel
|
|
|
24 |
starts.
|
|
|
25 |
|
|
|
26 |
Questions to Sape or Pb (@plan9.bell-labs.com). No whining, however,
|
|
|
27 |
you're lucky to be looking at this code at all.
|
|
|
28 |
|
|
|
29 |
Sape
|
|
|
30 |
|