| 2 |
7u83 |
1 |
/*
|
|
|
2 |
Crown Copyright (c) 1997
|
|
|
3 |
|
|
|
4 |
This TenDRA(r) Computer Program is subject to Copyright
|
|
|
5 |
owned by the United Kingdom Secretary of State for Defence
|
|
|
6 |
acting through the Defence Evaluation and Research Agency
|
|
|
7 |
(DERA). It is made available to Recipients with a
|
|
|
8 |
royalty-free licence for its use, reproduction, transfer
|
|
|
9 |
to other parties and amendment for any purpose not excluding
|
|
|
10 |
product development provided that any such use et cetera
|
|
|
11 |
shall be deemed to be acceptance of the following conditions:-
|
|
|
12 |
|
|
|
13 |
(1) Its Recipients shall ensure that this Notice is
|
|
|
14 |
reproduced upon any copies or amended versions of it;
|
|
|
15 |
|
|
|
16 |
(2) Any amended version of it shall be clearly marked to
|
|
|
17 |
show both the nature of and the organisation responsible
|
|
|
18 |
for the relevant amendment or amendments;
|
|
|
19 |
|
|
|
20 |
(3) Its onward transfer from a recipient to another
|
|
|
21 |
party shall be deemed to be that party's acceptance of
|
|
|
22 |
these conditions;
|
|
|
23 |
|
|
|
24 |
(4) DERA gives no warranty or assurance as to its
|
|
|
25 |
quality or suitability for any purpose and DERA accepts
|
|
|
26 |
no liability whatsoever in relation to any use to which
|
|
|
27 |
it may be put.
|
|
|
28 |
*/
|
|
|
29 |
|
|
|
30 |
|
|
|
31 |
/*
|
|
|
32 |
sched_config.h
|
|
|
33 |
*/
|
|
|
34 |
|
|
|
35 |
#ifndef H_SCHED_CONFIG
|
|
|
36 |
#define H_SCHED_CONFIG
|
|
|
37 |
|
|
|
38 |
#define NUM_CLASSES ((Unsigned) 20)
|
|
|
39 |
#define NUM_FUNC_UNITS ((Unsigned) 7)
|
|
|
40 |
#define NUM_RESOURCES ((Unsigned) 69)
|
|
|
41 |
#define NUM_INSTRUCTIONS 18
|
|
|
42 |
#define INSTRUCTION_SIZE 4
|
|
|
43 |
#define MEMORY_LATENCY ((Unsigned) 6)
|
|
|
44 |
/* #define USE_MY_INSTRUCTION_DATA 0*/
|
|
|
45 |
#define CHANGE_OVER 1
|
|
|
46 |
#define REMOVE_TEXT 1
|
|
|
47 |
#define FS_TEXT_AVAILABLE 1 /* can we assume existence of the 'text' macro ? */
|
|
|
48 |
#define FS_ASSERT DEBUG /* ASSERT has no effect unless DEBUG is 1 */
|
|
|
49 |
#define FS_DUAL_ISSUE 1
|
|
|
50 |
#define FS_PIPELINE_DIAGRAM 0
|
|
|
51 |
#define FS_NOP_REQUIRED 0
|
|
|
52 |
#define FS_NOP_SYMBOL "NOP"
|
|
|
53 |
#define FS_FUNIT_FROM_CLASS 1
|
|
|
54 |
#define FS_CYCLES_FROM_CLASS 1
|
|
|
55 |
#define FS_DEDUCE_MEM_USES 1
|
|
|
56 |
#define FS_STACK_REGISTER R30
|
|
|
57 |
#define FS_FIXED_ZERO_REGISTER R31
|
|
|
58 |
#define FS_FLOAT_ZERO_REGISTER F31
|
|
|
59 |
|
|
|
60 |
#undef FS_ENUMERATION
|
|
|
61 |
#define FS_ENUMERATION 1
|
|
|
62 |
|
|
|
63 |
|
|
|
64 |
#define MAX_USES 5 /* maximum number of registers used by an instruction */
|
|
|
65 |
#define MAX_SETS 2 /* maximum number of registers set by an instruction */
|
|
|
66 |
#define MAX_NODES ((Unsigned) 3000)
|
|
|
67 |
#define MAX_DEPTH 100
|
|
|
68 |
#define SCALE_FACTOR 4
|
|
|
69 |
#define PIPE_LENGTH ((size_t) 25)
|
|
|
70 |
#define NODE_BLOCK_SIZE ((size_t) 1000)
|
|
|
71 |
#define INST_BLOCK_SIZE ((size_t) 1000)
|
|
|
72 |
#define LIST_BLOCK_SIZE ((size_t) 1000)
|
|
|
73 |
|
|
|
74 |
#define TIDY_UP 1
|
|
|
75 |
#define SAVE_SPACE 0
|
|
|
76 |
|
|
|
77 |
|
|
|
78 |
|
|
|
79 |
#define UNALIGNED_ACCESS_OFFSET_ADJUSTMENT -7
|
|
|
80 |
#define UNALIGNED_ACCESS_SIZE_ADJUSTMENT 7
|
|
|
81 |
|
|
|
82 |
#define is_in_ibus1 1 /* Is in instruction bus 1 */
|
|
|
83 |
#define is_in_ibus2 2 /* Is in instruction bus 2 */
|
|
|
84 |
#define is_in_abox 4 /* Is in address box */
|
|
|
85 |
#define is_in_bbox 8 /* Is in branch box */
|
|
|
86 |
#endif
|